






Tohoku University Array Control System (TACS)

外付けアンプによるHAWAII2の32ch no-crosstalk 読み出しシステム

2023/10/10 T. Ichikawa



Power Supply & GND for Array Controller (TMMT2)



Regulated DC Power Supply

電流使用量(目安)

5.8V(D)	1.00A
16.2V	1.38A
-16.2V	1.10A
8V(HA)	0.08A
8V(HD)	0.01A

プリセット


設定電流(最大値)

5.8V(D)	2.0A
16.2V	1.54A
-16.2V	1.54A
8V(HA+HD)	0.20A (重要)

電源出力の順番(DELAY ON)

- 8V(HA), 8V(HD) 0.1s delay
- 16.2V 0.2s delay
- +16.2V 0.3s delay
- 5.8V(D) 0.4s delay


(Power OFF in opposite order)



TACS digital
 HAWAII2 digital
 TACS analog, HAWAII2 analog

2048 x 2048 HAWAII2 Basic Timing for Single Output Mode

2000/02/01 市川




1 1 1 1 1 1 1 1 1 1 1
 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1

TOP VIEW

W
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A


W
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A



1 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1
 9 8 7 6 5 4 3 2 1 0




HAWAII2




インデックス

Q quad
O octant

4チャンネル読み出し





32チャンネル読み出し



読み出しのタイミング

4チャンネル読み出し


32チャンネル読み出し














データバス太さの制限で、読み出しに時間がかかる

Cable Connections (32channel TMMT2)

2022/06/27 T. Ichikawa
2023/11/02 T. Ichikawa









PIO Isolator



PCI2772 (IN)

PCI2772 (OUT)


Isolation PIOV3










TACS

Cable Connections for temperature monitor (TMMT2)

2023/10/10 T. Ichikawa



PCI7414V




dewar

Radiation Shield


Title		
Size	Number	Revision
1.0	1	1
Date	2023/10/10	Sheet of 1
File: H:\PCBT\TMMT2\Cableing\Cableing Temp\HAWAII2.DWG		

コントロールラック-TMMT2間のケーブル長



インターリンク用結線


インターリンクケーブル TMMT用



HAWAII2 in TONIC3 配線

2022/12/17 市川

dewar



Back Plane

2000/11/03 T. Ichikawa
 2000/12/31 T. Ichikawa
 2004/10/12 T. Ichikawa
 2005/01/04 T. Ichikawa

DIN1

- A1 1 DAT1-0
- A2 2 DAT1-1
- A3 3 DAT1-2
- A4 4 DAT1-3
- A5 5 DAT1-4
- A6 6 DAT1-5
- A7 7 DAT1-6
- A8 8 DAT1-7
- A9 9 DAT1-8
- A10 10 DAT1-9
- A11 11 DAT1-10
- A12 12 DAT1-11
- A13 13 DAT1-12
- A14 14 DAT1-13
- A15 15 DAT1-14
- A16 16 DAT1-15
- A17 17 DAT2-0
- A18 18 DAT2-1
- A19 19 DAT2-2
- A20 20 DAT2-3
- A21 21 DAT2-4
- A22 22 DAT2-5
- A23 23 DAT2-6
- A24 24 DAT2-7
- A25 25 DAT2-8
- A26 26 DAT2-9
- A27 27 DAT2-10
- A28 28 DAT2-11
- A29 29 DAT2-12
- A30 30 DAT2-13
- A31 31 DAT2-14
- A32 32 DAT2-15
- B1 33 DAT3-0
- B2 34 DAT3-1
- B3 35 DAT3-2
- B4 36 DAT3-3
- B5 37 DAT3-4
- B6 38 DAT3-5
- B7 39 DAT3-6
- B8 40 DAT3-7
- B9 41 DAT3-8
- B10 42 DAT3-9
- B11 43 DAT3-10
- B12 44 DAT3-11
- B13 45 DAT3-12
- B14 46 DAT3-13
- B15 47 DAT3-14
- B16 48 DAT3-15
- B17 49 DAT4-0
- B18 50 DAT4-1
- B19 51 DAT4-2
- B20 52 DAT4-3
- B21 53 DAT4-4
- B22 54 DAT4-5
- B23 55 DAT4-6
- B24 56 DAT4-7
- B25 57 DAT4-8
- B26 58 DAT4-9
- B27 59 DAT4-10
- B28 60 DAT4-11
- B29 61 DAT4-12
- B30 62 DAT4-13
- B31 63 DAT4-14
- B32 64 DAT4-15
- C1 65 CLK0
- C2 66 CLK1
- C3 67 CLK2
- C4 68 CLK3
- C5 69 CLK4
- C6 70 CLK5
- C7 71 CLK6
- C8 72 CLK7
- C9 73 CLK8
- C10 74 CLK9
- C11 75 CLK10
- C12 76 CLK11
- C13 77 CLK12
- C14 78 CLK13
- C15 79 CLK14
- C16 80 CLK15
- C17 81
- C18 82
- C19 83
- C20 84
- C21 85 DGND
- C22 86 Vcc
- C23 87 DGND
- C24 88 AGND
- C25 89 +15V
- C26 90 AGND
- C27 91 -15V
- C28 92 AGND
- C29 93 +8.0V(HD)
- C30 94 HAGND
- C31 95 +7.0V(HA)
- C32 96 HAGND

Digitized Data (Quad1)

Digitized Data (Quad 2)

Digitized Data (Quad3)

Digitized Data (Quad 3)

- TRIG ADC Trigger
- SELECT BUS(A,B)Select
- O1
- RESETEN
- READ
- RESET
- VCLK
- LSYNC
- FSYNC
- Octagon Select
- Octagon Select
- Octagon Select
- CLK1

- Digital Ground
 - Digital Power (5V)
 - Digital Ground
 - Analog Ground
 - Analog +15V
 - Analog Ground
 - Analog -15V
 - Analog Ground
 - HAWAII2 VDD
 - HAWAII2 Analog Ground
 - HAWAII2 Power
 - HAWAII2 Ground
- Analog Ground = HAWAII2 Clock Ground

DIN96

Title		
Size	Number	Revision
A4		
Date:	4-Jan-2005	Sheet of
File:	F:\HAWAII2PCB\BackPlane\BackPlaneV2.Dwg	

D

D

C

C

B






B

A

A



DNI1	1
A1	2
A2	3
A3	4
A4	5
A5	6
A6	7
A7	8
A8	9
A9	10
A10	11
A11	12
A12	13
A13	14
A14	15
A15	16
A16	17
A17	18
A18	19
A19	20
A20	21
A21	22
A22	23
A23	24
A24	25
A26	26
A27	27
A28	28
A29	29
A30	30
A31	31
A32	32
B1	33
B2	34
B3	35
B4	36
B5	37
B6	38
B7	39
B8	40
B9	41
B10	42
B11	43
B12	44
B13	45
B14	46
B15	47
B16	48
B17	49
B18	50
B19	51
B20	52
B21	53
B22	54
B23	55
B24	56
B25	57
B26	58
B27	59
B28	60
B29	61
B30	62
B31	63
B32	64
C1	65
C2	66
C3	67
C4	68
C5	69
C6	70
C7	71
C8	72
C9	73
C10	74
C11	75
C12	76
C13	77
C14	78
C15	79
C16	80
C17	81
C18	82
C19	83
C20	84
C21	85
C22	86
C23	87
C24	88
C25	89
C26	90
C27	91
C28	92
C29	93
C30	94
C31	95
C32	96
DNI96	

DGND	
Vcc	
DGND	
AGND	
-15V	
AGND	
-15V	
AGND	
+8V(HD)	
HAGND	
+7V(HA)	
HAGND	





Power Reciever

- 1999/12/10 Checked (T.Ichikawa)
- 1999/12/23 modified (T.Ichikawa)
- 2001/01/11 modified (T.Ichikawa)
- 2001/06/15 modified (T.Ichikawa)
- 2004/02/12 shield added(T.Ichikawa)
- 2005/05/16 LT1085 mounted(T.Ichikawa)




Title		
Size	Number	Revision
A3		
Date:	15-Dec-2022	Sheet of
File:	H:\PCB6\TMMT2\powerRev\PowerRevV1.Dwg	







Title		
Size	Number	Revision
A3		
Date:	3-Jan-2024	Sheet of
File:	H:\backup\PCB\PCB6\TMMT2\clockDriver\clockDriverV2.DDB	



File	Number	Revision
1-3	1	
Date	E-1m-2011	Sheet of
File	H:\Backup\PC\FPC\PCB\TSMC\FPC-01-01-01.dwg	Sheet of 2/100












MOIRCS (2005/01/01)
TMMT2 (2021/08/10)



56Ω for photocoupler

Isolation PIO for PCI-2772 board

V3



2014/04/30 (T. Ichikawa)


CONN


AI	000
AI	001
AI	002
AI	003
AI	004
AI	005
AI	006
AI	007
AI	008
AI	009
AI	010
AI	011
AI	012
AI	013
AI	014
AI	015
AI	016
AI	017
AI	018
AI	019
AI	020
AI	021
AI	022
AI	023
AI	024
AI	025
AI	026
AI	027
AI	028
AI	029
AI	030
AI	031
AI	032
AI	033
AI	034
AI	035
AI	036
AI	037
AI	038
AI	039
AI	040
AI	041
AI	042
AI	043
AI	044
AI	045
AI	046
AI	047
AI	048
AI	049
AI	050
AI	051
AI	052
AI	053
AI	054
AI	055
AI	056
AI	057
AI	058
AI	059
AI	060
AI	061
AI	062
AI	063
AI	064
AI	065
AI	066
AI	067
AI	068
AI	069
AI	070
AI	071
AI	072
AI	073
AI	074
AI	075
AI	076
AI	077
AI	078
AI	079
AI	080
AI	081
AI	082
AI	083
AI	084
AI	085
AI	086
AI	087
AI	088
AI	089
AI	090
AI	091
AI	092
AI	093
AI	094
AI	095
AI	096
AI	097
AI	098
AI	099
AI	100
AI	101
AI	102
AI	103
AI	104
AI	105
AI	106
AI	107
AI	108
AI	109
AI	110
AI	111
AI	112
AI	113
AI	114
AI	115
AI	116
AI	117
AI	118
AI	119
AI	120
AI	121
AI	122
AI	123
AI	124
AI	125
AI	126
AI	127
AI	128
AI	129
AI	130
AI	131
AI	132
AI	133
AI	134
AI	135
AI	136
AI	137
AI	138
AI	139
AI	140
AI	141
AI	142
AI	143
AI	144
AI	145
AI	146
AI	147
AI	148
AI	149
AI	150
AI	151
AI	152
AI	153
AI	154
AI	155
AI	156
AI	157
AI	158
AI	159
AI	160
AI	161
AI	162
AI	163
AI	164
AI	165
AI	166
AI	167
AI	168
AI	169
AI	170
AI	171
AI	172
AI	173
AI	174
AI	175
AI	176
AI	177
AI	178
AI	179
AI	180
AI	181
AI	182
AI	183
AI	184
AI	185
AI	186
AI	187
AI	188
AI	189
AI	190
AI	191
AI	192
AI	193
AI	194
AI	195
AI	196
AI	197
AI	198
AI	199
AI	200

CONN


AI	200
AI	201
AI	202
AI	203
AI	204
AI	205
AI	206
AI	207
AI	208
AI	209
AI	210
AI	211
AI	212
AI	213
AI	214
AI	215
AI	216
AI	217
AI	218
AI	219
AI	220
AI	221
AI	222
AI	223
AI	224
AI	225
AI	226
AI	227
AI	228
AI	229
AI	230
AI	231
AI	232
AI	233
AI	234
AI	235
AI	236
AI	237
AI	238
AI	239
AI	240
AI	241
AI	242
AI	243
AI	244
AI	245
AI	246
AI	247
AI	248
AI	249
AI	250

Title		
Ver	A1	Revision
Date	2014/03/18	Drawn by
Draw	T. Ichikawa	Checked by






Title		
Size	Number	Revision
A3		
Date:	11-Nov-2008	Sheet of
File:	D:\HAWAII\PCB\ISOLATOR\Isolator.dwg Drawn By:	










Title		
Size	Number	Revision
A3		
Date:	11-Nov-2005	Sheet of
File:	D:\HAWAII\PCB\ISOLATOR\Isolator.dwg Drawn By:	



Title		
Send Out Board		
Size	Number	Revision
A3	2	
Date:	11-Nov-2005	Sheet of 2
File:	D:\HAWAII\PCB\ISOLATOR\Isolator.dwg Drawn By: Daigo Matsumoto	


Resistors (R1,R2,R3...R120) : 10M Ohm


Fanout for HAWAII2



03/24/2003 T.I. V4
06/13/2005 T.I. 10 Mohm deleted from OUTPUT1-8

Title		
Size	Number	Revision
A3		
Date:	11-Nov-2005	Sheet of
File:	D:\HAWAII\PCB\HAWAII2\HAWAII22	Drawn By:






Power & Bias for HAWAII2

Power Supply	TMMT2 (32ch新読み出し法)	MOIRCS (参考)
VDDA	5V	5V
DRAIN	BIAS of offchipAmp (要調整*)	BIAS=2.3V(offchipAmp)
VDD	5V	5V
BIAS		
BIASPWR	5V, shared with VFET	VFET=5V(offchipAmp)
BIASGATE	BIASGATE (要調整) 3.5Vに設定	GATEBIAS=5V (offchipAmp)
VRESET	0.5V~1V (要調整) 0.5Vに設定	0.5V

電圧の調整

BIAS



BIASGATE (~3.5V)

BIASPWR,
VFET (5V)


VRESET
(0.5V ~ 1.0)

VDDA (5V)

BIAS (要調整)

-10U

Clock Driver




Pre-Amp

INA111アンプのゲインは13.8倍に設定

$G=1+50K/R$ ($R=3.9K$)

HAWAII2の全出力範囲がADCの入力範囲($\pm 5V$)に収まるように選択




$$\text{ADCへの入力値} = G \times (\text{HAWAII2出力} - \text{reference}) + \text{offset}$$


HAWAII2駆動のための電圧調整

冷却下(80K)

1. ダーク-c 0 読み出しでバイアスレベルの調整
32channel毎の平均値の最低値が ~ 5000 ADUになるようにBIASを調整*
2. 光を入れ-c 0読み出しで飽和状態の調整
32channelすべてで、65535以下(~ 50000 ADU)になるようにPreAmpのオフセット調整*
3. 2.の調整で1.を満足しない場合は、PreAmpのゲインを下げる**



BIASの調整



PreAmpのオフセット調整

*CDS読み出しでキャンセルされる

**それでも調整ができない場合はoffChipAmpのFETの不具合、低温下で異常になることも考えられる

ADCへの入力オフセット*

BIAS	preAmp Gain
2.148V	13.8


オフセット電圧(2023/10/4)

	O1	O2	O3	O4	O5	O6	O7	O8
Q1	1.014	1.476	0.539	1.222	1.732	0.000	0.725	0.953
Q2	1.334	-0.012	1.232	0.820	2.450	0.000	1.394	1.336
Q3	1.338	0.037	1.326	0.809	0.706	0.175	2.039	1.497
Q4	0.305	1.878	0.426	0.196	1.196	0.162	0.429	0.839

精度は~0.01V

*BIASを変えた時、ボードの交換等がある場合は、再調整が必要
予備ボードも上記の値で予め調整しておく

HAWAII2(TMMT)の読み出し手順(概略)






DMA(direct memory access): PCのCPUを介せずメモリとメモリまたはメモリとI/Oデバイス間で直接データを転送

HAWAII2デジタルデータの読み出しクロックと手順


Clock*	Name	Data	Target	
0	CLK1	0/1	HAWAII2	
1	SELECT2	0/1	TACS (ADC select)	4ch読み出しの時は000, 32chの場合は000,001,...,111でADC1~8の出力を選択
2	SELECT1	0/1	TACS (ADC select)	
3	SELECT0	0/1	TACS (ADC select)	
4	FSYNC	0/1	HAWAII2	
5	LSYNC	0/1	HAWAII2	
6	VCLK	0/1	HAWAII2	
7	RESET	0/1	HAWAII2	
8	READ	0/1	HAWAII2	
9	RESETEN	0/1	HAWAII2	
10	O1	0/1	HAWAII2	
11	(NOT USED)			
12	(NOT USED)			
13	BUS SELECT	0/1	TACS (bus select)	A(1),B(0)バスの選択
14	STRB1	1→0	PCI-2772c	PCI-2772cでのデータ取り込み(MOIRCSでは不要)
15	ADC TRIG	1→0	TACS	ADC変換

*CLK2, CLKB1, CLKB: CLK1を用いてクロックボードで生成
O2=0、LRST=1: configボード内で固定

4 output 
32 output 



HAWAII2
アナログデータ



TACS

パネル


制御パソコン




電源



3Uユニバーサルバックプレーン




PowerRCV




Isolation PIO




Isolator




Bias




Clock Driver




8ch Pre Amp



8ch ADC



HAWAII2 2048x2048 HgCdTe




Array box





ZIFソケット



Array box (底面配線)





Fanout



ヒートシンク

Config



OffchipAmp

